This section contains a brief description of the LEON3 SPARC V8 processor implementation developed by Gaisler Research, with an emphasis on information. LEON3 is a synthesizable VHDL model of a bit processor compliant with the SPARC V8 architecture. The processor is highly configurable, and particularly. LEON3 Processor. SPARC V8 instruction set with V8e extensions; Advanced 7- stage pipeline; Hardware multiply, divide and MAC units; High-performance, fully .

Author: Shakalar Bralrajas
Country: Burma
Language: English (Spanish)
Genre: Travel
Published (Last): 16 January 2013
Pages: 290
PDF File Size: 13.64 Mb
ePub File Size: 17.18 Mb
ISBN: 620-8-87618-418-9
Downloads: 58684
Price: Free* [*Free Regsitration Required]
Uploader: Tygogul

LEON3 Processor – MechatronicsUSP

It is described in synthesizable VHDL. LEON has a dual license model: Another objective was to be able to manufacture in a Single event upset SEU tolerant sensitive semiconductor process.

To maintain procesxor operation in the presence of SEUs, extensive error detection and error handling functions were needed.

The goals have been to detect and tolerate one error in any register without software intervention, and to suppress effects from Single Event Transient SET errors in combinational logic.


This section and the subsequent subsections focus on the LEON processors as soft IP cores and summarise the main features of each processor version and the infrastructure with which loen3 processor is packaged, referred to as a LEON distribution.

While the LEON2 -FT design can be extended and re-used in other designs, its structure does not emphasise orocessor parts of the design as building blocks or enable designers to easily incorporate new IP cores in the design.

LEON3 Processor

Later processors in the LEON series are used in a wide range of designs and are therefore not as tightly coupled with a standard set of peripherals. Flip-flops are protected by triple modular redundancy and all internal and external memories are protected by EDAC or parity bits. The model is highly configurable, and particularly suitable for system-on-a-chip SoC designs. LEON3 is also available under a proprietary license, allowing it to be used in proprietary applications.

It has been designed for operation in the harsh space environment, and includes functionality to detect and correct leoon3 event upset SEU errors in all on-chip RAM proceseor.


Only netlist distribution is possible. From Wikipedia, the free encyclopedia.

LEON3 bit processor core | Realtime Embedded

This article is about the family of microprocessors. For other uses, see Leon disambiguation.

This proceessor relies too much on references to primary sources. Please improve this by adding secondary or tertiary sources. November Learn how and when to remove this template message.

Free and open-source software portal. Archived from the original PDF on Retrieved from ” https: Archived copy as title Webarchive template wayback links Articles lacking reliable references from November All articles lacking reliable references Articles containing Spanish-language text Articles with Curlie links.

Views Read Edit View history. This page was last edited on 23 Decemberat By using this site, you agree to the Terms of Use and Privacy Policy.

Airbus Defense and Space. Hardware iCE Stratix Virtex.